443 |
const uint8_t *buf); |
const uint8_t *buf); |
444 |
|
|
445 |
#ifndef QEMU_TOOL |
#ifndef QEMU_TOOL |
446 |
|
|
447 |
|
typedef void QEMUMachineInitFunc(int ram_size, int vga_ram_size, |
448 |
|
int boot_device, |
449 |
|
DisplayState *ds, const char **fd_filename, int snapshot, |
450 |
|
const char *kernel_filename, const char *kernel_cmdline, |
451 |
|
const char *initrd_filename); |
452 |
|
|
453 |
|
typedef struct QEMUMachine { |
454 |
|
const char *name; |
455 |
|
const char *desc; |
456 |
|
QEMUMachineInitFunc *init; |
457 |
|
struct QEMUMachine *next; |
458 |
|
} QEMUMachine; |
459 |
|
|
460 |
|
int qemu_register_machine(QEMUMachine *m); |
461 |
|
|
462 |
|
typedef void SetIRQFunc(void *opaque, int irq_num, int level); |
463 |
|
|
464 |
/* ISA bus */ |
/* ISA bus */ |
465 |
|
|
466 |
extern target_phys_addr_t isa_mem_base; |
extern target_phys_addr_t isa_mem_base; |
545 |
void pci_info(void); |
void pci_info(void); |
546 |
|
|
547 |
/* temporary: will be moved in platform specific file */ |
/* temporary: will be moved in platform specific file */ |
548 |
|
void pci_set_pic(PCIBus *bus, SetIRQFunc *set_irq, void *irq_opaque); |
549 |
PCIBus *pci_prep_init(void); |
PCIBus *pci_prep_init(void); |
550 |
struct openpic_t; |
PCIBus *pci_grackle_init(uint32_t base); |
|
void pci_pmac_set_openpic(PCIBus *bus, struct openpic_t *openpic); |
|
551 |
PCIBus *pci_pmac_init(void); |
PCIBus *pci_pmac_init(void); |
552 |
|
|
553 |
/* openpic.c */ |
/* openpic.c */ |
554 |
typedef struct openpic_t openpic_t; |
typedef struct openpic_t openpic_t; |
555 |
void openpic_set_irq (openpic_t *opp, int n_IRQ, int level); |
void openpic_set_irq(void *opaque, int n_IRQ, int level); |
556 |
openpic_t *openpic_init (PCIBus *bus, int *pmem_index, int nb_cpus); |
openpic_t *openpic_init (PCIBus *bus, int *pmem_index, int nb_cpus); |
557 |
|
|
558 |
|
/* heathrow_pic.c */ |
559 |
|
typedef struct HeathrowPICS HeathrowPICS; |
560 |
|
void heathrow_pic_set_irq(void *opaque, int num, int level); |
561 |
|
HeathrowPICS *heathrow_pic_init(int *pmem_index); |
562 |
|
|
563 |
/* vga.c */ |
/* vga.c */ |
564 |
|
|
565 |
#define VGA_RAM_SIZE (4096 * 1024) |
#define VGA_RAM_SIZE (4096 * 1024) |
610 |
|
|
611 |
void isa_ide_init(int iobase, int iobase2, int irq, |
void isa_ide_init(int iobase, int iobase2, int irq, |
612 |
BlockDriverState *hd0, BlockDriverState *hd1); |
BlockDriverState *hd0, BlockDriverState *hd1); |
613 |
void pci_ide_init(PCIBus *bus, BlockDriverState **hd_table); |
void pci_cmd646_ide_init(PCIBus *bus, BlockDriverState **hd_table, |
614 |
|
int secondary_ide_enabled); |
615 |
void pci_piix3_ide_init(PCIBus *bus, BlockDriverState **hd_table); |
void pci_piix3_ide_init(PCIBus *bus, BlockDriverState **hd_table); |
616 |
int pmac_ide_init (BlockDriverState **hd_table, |
int pmac_ide_init (BlockDriverState **hd_table, |
617 |
openpic_t *openpic, int irq); |
SetIRQFunc *set_irq, void *irq_opaque, int irq); |
618 |
|
|
619 |
/* sb16.c */ |
/* sb16.c */ |
620 |
void SB16_init (void); |
void SB16_init (void); |
679 |
/* i8259.c */ |
/* i8259.c */ |
680 |
|
|
681 |
void pic_set_irq(int irq, int level); |
void pic_set_irq(int irq, int level); |
682 |
|
void pic_set_irq_new(void *opaque, int irq, int level); |
683 |
void pic_init(void); |
void pic_init(void); |
684 |
uint32_t pic_intack_read(CPUState *env); |
uint32_t pic_intack_read(CPUState *env); |
685 |
void pic_info(void); |
void pic_info(void); |
701 |
int pit_get_out(PITState *pit, int channel, int64_t current_time); |
int pit_get_out(PITState *pit, int channel, int64_t current_time); |
702 |
|
|
703 |
/* pc.c */ |
/* pc.c */ |
704 |
void pc_init(int ram_size, int vga_ram_size, int boot_device, |
extern QEMUMachine pc_machine; |
|
DisplayState *ds, const char **fd_filename, int snapshot, |
|
|
const char *kernel_filename, const char *kernel_cmdline, |
|
|
const char *initrd_filename); |
|
705 |
|
|
706 |
/* ppc.c */ |
/* ppc.c */ |
707 |
void ppc_init (int ram_size, int vga_ram_size, int boot_device, |
extern QEMUMachine prep_machine; |
708 |
DisplayState *ds, const char **fd_filename, int snapshot, |
extern QEMUMachine core99_machine; |
709 |
const char *kernel_filename, const char *kernel_cmdline, |
extern QEMUMachine heathrow_machine; |
710 |
const char *initrd_filename); |
|
|
void ppc_prep_init (int ram_size, int vga_ram_size, int boot_device, |
|
|
DisplayState *ds, const char **fd_filename, int snapshot, |
|
|
const char *kernel_filename, const char *kernel_cmdline, |
|
|
const char *initrd_filename); |
|
|
void ppc_chrp_init(int ram_size, int vga_ram_size, int boot_device, |
|
|
DisplayState *ds, const char **fd_filename, int snapshot, |
|
|
const char *kernel_filename, const char *kernel_cmdline, |
|
|
const char *initrd_filename); |
|
711 |
#ifdef TARGET_PPC |
#ifdef TARGET_PPC |
712 |
ppc_tb_t *cpu_ppc_tb_init (CPUState *env, uint32_t freq); |
ppc_tb_t *cpu_ppc_tb_init (CPUState *env, uint32_t freq); |
713 |
#endif |
#endif |
716 |
extern CPUWriteMemoryFunc *PPC_io_write[]; |
extern CPUWriteMemoryFunc *PPC_io_write[]; |
717 |
extern CPUReadMemoryFunc *PPC_io_read[]; |
extern CPUReadMemoryFunc *PPC_io_read[]; |
718 |
extern int prep_enabled; |
extern int prep_enabled; |
719 |
|
void PPC_debug_write (void *opaque, uint32_t addr, uint32_t val); |
720 |
|
|
721 |
/* sun4m.c */ |
/* sun4m.c */ |
722 |
void sun4m_init(int ram_size, int vga_ram_size, int boot_device, |
extern QEMUMachine sun4m_machine; |
|
DisplayState *ds, const char **fd_filename, int snapshot, |
|
|
const char *kernel_filename, const char *kernel_cmdline, |
|
|
const char *initrd_filename); |
|
723 |
uint32_t iommu_translate(uint32_t addr); |
uint32_t iommu_translate(uint32_t addr); |
724 |
|
|
725 |
/* iommu.c */ |
/* iommu.c */ |
821 |
/* cuda.c */ |
/* cuda.c */ |
822 |
|
|
823 |
extern ADBBusState adb_bus; |
extern ADBBusState adb_bus; |
824 |
int cuda_init(openpic_t *openpic, int irq); |
int cuda_init(SetIRQFunc *set_irq, void *irq_opaque, int irq); |
825 |
|
|
826 |
#endif /* defined(QEMU_TOOL) */ |
#endif /* defined(QEMU_TOOL) */ |
827 |
|
|