A $J[ , c>S?6! [+LN;#C_35 t6vz?I1:{K77:LrOB2R?=@ID;OF=aD">>O,K>HF;"A@0Dqj3!@ULHzE- 375k.=]>lEGi9|L mB?6"vN8"!HDO -$!:%\%%* "2' 3R j4#$+4P2(!#0%T&z8  '3:n``&D k18D \i-B",A@nm$$Bg%E3k'D' e4--$.2L&2+84>s2## )#G#k#WA 'M7u84*2Fy&(6 %@/f:,43"7"Z)}$"#"?0b34"$2D3w.1 3-2a43(8/a#122$Mr'*6#2#Vz$" %-;i!64*R}++"N$j,71 6B 1y 3 3  *. 4Y 4 , ( $ #> -b )  E & @ 9W 6 3 3 0 N i  4 4  :7&rA33./b1#%A^%x%D)9!c''%&"4M`u & "+Nm+$-4<"Z}3(5 ')1[s<5*/*0Z!3#%.1$iVC$!DF !(ZJ % "%H!]'!"*.#F'j'##0'3#[60! '< d y     6 86!6o!!!!!""A2"t"""#"5" #()#)R#|####!##$01$b$~$$$>$'%.%F%+]%-%%%%&)&F&%_&4&& && '$'-D')r'='!''1(:L((:(=()-.)3\);)#)&)&*>*P*e*/**&**+ +@+S+2l+%+-+++ ,"@,c,+,", , ,2-6C-z-%-#-2-: .0F.w.3.2..$/!)/6K/ /5/2/- 0F:0M0 0&0$1A<1,~1<1<1+%2@Q2W2%3,4=4TP4*4!445/55?5u5$5"55"5646D6a6h6#p61665637*P7"{7"777 778S8j88%8/88' 9019&b9 9999:6 :W:*_:$:"::::;,;+C;o;2;;,;#;!< ?<%M<!s<%<?<9<35=!i=#==,=%=( >4I><~>>1>?7&?^?p?2??4?@$2@W@4t@@6@$@)A%FA!lA1AA!A$A/B$FB*kB*BB,B C'CACZCyCCCC@COD/WD3D/D6D="EO`EJE>E*:F%eF-F0F(F0G0DG'uG0G'G#G)H(DHmHHH/H1H3I4MI/I.I+I+ J&9J%`J+J-J#JOKqTKKRK(7LB`LAL5L,M.HMswMkM/WN=N"N+N!O+6O2bO%O/O1OP'.P-VP7P0P$P)Q']$V]{]*]8]] ^(^%H^*n^1^-^^_1_B_2T__7_8_9`9J`2`'`'`a%a&Da-ka3a2aHb(Icrcc4c%c!d0%dVd5sdLd d e8eXewee(ee.e9)f cfmfff$ffff+g/3g"cg*gg7g h&h6hGh2gh<hh6h$i$?idi;mbNm5mm"m0nNn`nznn$nn(n$o!7o4Yo4o!o!op$pBp ]p4ipp#p)pqq/qHqcqwqq"qq,qBr&Jr qr2r:r's%(s'Ns%vs9ss=sA3tButBtt& u)2u'\u&u+u#u"u1vPv'ov<x?x y)!y Ky1ly-y-y/yR*z}z!zzz4z$*{O{?h{,{,{*|-|$I|*n|8|7|6 }.A}"p}}}7}}~1/~#a~!~&~~0~5 S2t""H?Iπ9a5<6-*X.v!ڂ+(-Es%*(D Qum3=%U%{9;ۅ<T-t4*׆)),)V-.݇%r'҈4$<%a33щ/<5'r+5Ɗ0"-P0j"&3,%F'l' njߌ8!Mo/Í+E!Z|Ҏ %5R)p ُ3'@ [&|&8ʐ$(C]"z)Ǒ/$Ns-0#4Cx&J7#5[f&&Fc!vz>31r/.ԗ!&@&g&Ә5'B=];י 3177i.К;(<)e-!&ߛ/)63`- œ() ,6c*u*!˝$ 01)b$'&ٞ+ , 9<F<((I)3s Ԡ# 6D`qɡߡ/8)S} Ƣ33S sA-֣2D7|-դ''+,S*(.ԥ*"M*h-#&:,Ly!9Ocz)Ȩ.-2\.ǩ$0H&_4"ު(!<Tgyԫ/$ T)` ¬#ެ6Gg έ6!"$Di(} Į,1J&dʯ&  , M)n װ3&7F]u$DZڱ-) Ji*в!34#h&')۳-0E*v-%06C9z/#1:Vf#&)ζ 0 Q"r=̷/ 0: k-ȸ(?/W) &۹")%#Os$C--3G:{:5*' R+^2*/!:?Z4:Ͻ= .H#w"87:/:jC" 9"Z&}$3"V"o",4L(c ##24g'-+6b)~ #!<Rh } =   "/Kb|1$?2Pgy= (01I!{<()#M1k'/3(K(t"+;%Jp%$*?j"/++@E!$$0"U!x+8 (*3S! (0&Y21)0Z m35G@*W+.'"&(6O,J'!="_(',?Ol9|!%B+\, +B2_'J2;1n)+&4"R%u0&.5I#/<),1V$)*:/=*m)!2%=W/u'3-3/3c52A1B7t-G<"_+}%3 7N"g=)WJ)#1)L&v ""*-M9{%))B&`+);K/g(#31R&11+Ec}0',;QaA|"<9"v....&.U/-/)(<(e1&#+O h-"4W"t)%2//<_#!" ?#`"*@:Y+* 9;V;<. /:&jJ61*GEr7"8[$y$0#+#Dh%y-$BQh{   $  " 0 : DPb+ "6Tm % * BO^n:7. @Met   , !0"Ru+/-*X)j  'G[o 'UD&Jk"#9T n(/)(*S.k*".$So.!*9I]*n8 3#')Ku20'&,/S;4(T1}2(*8c}*6!,30`5  )" )L  v  D ! ! $ /E u  ~ # $ "  & + -K  y % "   3 A Da 4 '    4 0U   0 $ $ .'Nv#%!3U$u%$-!5%Rx&% /Je)D!c',.H`t5 B-W,+I",lD1''@3h!(>"&'I(q/1(%%&K r0}&2+%4#Z5~&%Bh<%#;_-f%&0.-\Gp'0)$Ej%## '1Y+u,*%/>n4w %% 7 P ,i ) ' ( #!*5!7`!"!!*!,!-,"Z"+w""("D"'+#4S#>#5# #$/$L$b$*y$$$"$#$+%,:%#g%#%%,%%&"&4&F&`&{&&&&%&*'02'c':x''7'(("5(%X(+~(!("(/()<)%Y)*)) )))!*%* @*a*"~****#* ++*+;+&V+#}+++++ ,#,4,'F,0n, ,B,#-'-G-`-o--------.+.A?.4..../ /,/D/ _/3/,/:/!0 >0_0x00!00011$1+V1!11"161.2C2 ^22!2*22"2'"3J3%^3333333344%4 84F4U4d4u44444444455+5=5O5`5r5555555556 616@6Q6b6u66666667 7- 7)N7x7070717&8E8]81z888,839,L91y999!99:<0:1m:+:A:% ;'3;[;(t;;D;#;<8<mI<===J=*6?a@D&B<kBJB&BNCiCZD=REME6E<FRFF~pGGHAcINI:IX/J=J>JPKNVKNK0KE%LIkLJLTM8UMUMPM95NNoN'N*NIPN[P1PIP<&QFcQ9Q'QJ RKWRLRnR=_SKS}SgTO UKZU]U?WHDWOW5WUX6iXMXOXq>YxYT)Z~ZFC[B['[[Nz\'\D\~6]M]&_$*_&O_,v_,_,__2`E`$a8;a2taaa ab0 bQbibbbbb%b:b2c3Occcc4c(d)/dYd<uddd$de)e=eNXeNe-e!$fFf;cf>fFf %g1g Qg8rg%gggi>i%j;j"8k:[kNkk+ml+ll"m?m n-n,oo4ip4p5p qqr4s-ss>t/>u3nu>uu>v"?v"bv$v$v,v"v"w]BwGw+w?x4Tx$x"x5xyz*V|4|?|,|B#}7f}3}A}~-~(F~8o~~#~ ~ +%Q8p95!0;8l9/߀,(<@e@D@, m,9ׂ/7A2y86-;i;EÄ" ",Ok6* :%`|+Æ58%0^11>p(271><p;?@)j-@A0;,l,&Ƌ11QTh1NKU?@!"!Df@Aَ94Y4;Ï?@]7֐3!$ F$g,Ƒ$*<CN"#Ғ%))FpǓ ޓ"#@ d%ɔ8#!*E3p!5-3M 2Җ 0CD43*+CH.W.7Ce1>֛%J!b !'ǜ()oB-͞!";^,t8 ڟ )4F){07֠.'=@e6.ݡ< -Iw%(͢)*)T~:>:1l(Ѥ G)q (ɥH;-L,zڦ* A[>{$اM*?x/*1-_y%ĩ+<0m&Ȫ'3.CLr(#A 8N,HKI(\DKʭ)+@0lʮ7 73k#կD:0V1!+۰,!L%n":9,&C%jBGӲC_67&#&=J".2ڴ( G6P~'ϵ(7>-vD9,#@PU(+<JZ*(й$#BGU$ں-(Ba|&Jλ%7?Lw2ļ)'!I$i&F":!L1n+7" %Ci>ȿ-,='j 5+a0})+8%J"p,C84='r( 79'V;~90!B:d07V!t%=!;4X3*2Cc%w,(1:%8`"""&;bvUX5m95<=PbOGA9903./b66-6..e&'$":6]0145,/b%!%#/$.TOtaj1F840^.?Q)q&-&57:m +752N"(&'++Ht" #'K k*-1*6#a$(9. %<b-.-/ ]~(!"$0G)x)005.5d90:@Z%y+0,/I#y 00 <,R.2*;f>D#=IY""'**<?g( -@$Y~5;"/@+p,71!3Uq);<=Y8=/+>"j# /E8H+Z!!.("&; b6K. 5Vv-$)',Q~" '4?#t*42BR1oEDC1]]pm6<s*/.+Fr51+<$<a"6<E*0"1 Op3K(i4K'3;1o7,29?Q?@@ S3a.%$@2P00~GJ9+8e5333<Wp$"+9G%M)+=/i (I7G 7 + 0 " 7 4W  & B $ *1 !\ "~ G : #$ 5H ~ b $ D# ;h  $ +  E"ch7F<K(1 "@)^8+, 874pM9-(; 2 S<t455:2p+***%!P,r0W'$D5F.|&##)6D-{)Q8%^|:!<EU)11 )7%Tz!.(?4T& %(Nk'*$Of7 *I/h!$ * J c ~  # * &!%)!!O!(q!3!*!@!,:"%g"\")"6#BK##'$%B$h$$!$+$$m%9'.I'-x''&'.'.(%G(.m(%(F(( )2)KJ)B))))4*25*8h*3***P +.\+*+#+,+',8/,0h,0,%,,) -55-3k--;-;-#0. T.8u.3.-.)/1:/'l/'/ / /B/B0)Z00(0h0F01w11 111 1 2(2"72Z2p22222623163h3 3!3 3303'$4'L4't4H464)5BF55555>5"+66N6)6%6$626-7:M7$7'7)7&7&8A8[8u884888# 9(09&Y9!9"9999:$3:,X:$::&: :,;3/;"c;&;;;1;</<M<'l<=<0<=7="T=w======>,>*D>#o><>>0>?'?C?%S?3y?&???%?"@ <@]@ n@'@;@"@6AMA*`A!A;A!A0 Bi````$`$a:aRa)ia9a(aa* b8bWblbb b)bb2 c'?c.gc:c3cd7dLSdd$dd.d*e+Ae$me5e ee4f1=f of2|f?f#f'g1;gmggg)g(g'h)hCh$[hh1hh h:h<5iRrii8i8j;Uj*j!j,j7 kCk:`k[k,k$l Cl"dl.l.l&l' m4mDm$Tmym2mmm mn94nnn2nn nn0 o>o^o}o2o+o"opE;p=p<p'p0$q&Uq4|q#q&q)q)&rPrhr}r;r(r#rs?:s'zs8s"s)s((tCQt)t,t't u15u#guuu)uu;v6=v3tv3v<v6w@Pw-w?w4wW4xFxx0x- yNy5nyyyy"yz+zDz[ztzzzz-zXz4R{*{{{:{1$| V|*w||||(|4}AI}}(}0}(}%~*A~&l~$~~+~>~"64Y2%$C*c%4#2 "@cׁ;7;s%Aӂ2OlJ'43N4444!4V4+*)6A2x!*%<[2u‡ ه%!?#a6-؈:8AHzÉۉ-*5`,~)'Պ8(V""ŋ9܋';>4z1ƌ@B9B|45/*PZB"3)I]׏8&$!K)m4Ő+&&Bi'zБ0%8^n  Ē#Β # B NZb jt) ٓ*&<9v  Ôϔ * B MY$h;7ɕ 8 EO co   3">'[%ؗ544i-{ ˘ ܘ# "<<RÙ.ߙ2XA=Cؚ*:!eϛ) 0+ \3}'͜#%,?l7ݝ.!)K(h'ʞ2L6&669 R:s/.ޠ %+A6m!ơߡ+0>\5Ѣ-B4w,ģ>P-g6>̤ *-E1s1ץ7!6!X)z-Ҧڦ*#-: h(s$2'$-R%n>%ӨW8Q)ͩ&BUn.(( -*X'm..ī%/!U&w&(Ŭ1(  I'j ŭ++/[xĮ֮+!LA)!ׯ%.6N԰  -NgCı.<5P%Jײ'"HJ>ҳ'5*6`0Dȴ! 3/3c13ɵ&)$/N~7-ʶ912)d",޷#=+[)˸F (Ii+7(&4/[/PϺ& 4G|"/,/;+k,.ļ/"#)F"p5&ɽ$3I4R"0/#"B$e98Ŀ-/+4[<6+07N23*  8#YH}5.6+Bb% 2$Wk()12'8'`:#.Hc3+0: k<3,.L${.&,(C(l+'  20N'0%.-K g& ,3Sl /6/ fG$".?Ui"I):s$%6R m88$DdF&/m,'58G)(: "G(j1(!$$%I$o%$%$%*&P!w""$""'$J$o$"#$%%$K%p%%$%%-%S'y#$$%#5&Y"$"$$&5\'s*++$#C#g!-;N6N=2#E+i@+$='De=440O 947&R^;;).D%sH&+ 5l9o 23Z7~ yUqO.5tCAQ1 zZ#RRDFoM~#=) o+' ( - ]xx_(0 r1 HvNWYH2e/1y d biPs][ILE y|Y k?oWjPPkL8#6 /X J}/F sQ<Ux 8D3Fc)-:0Xq_.2 DMr0B8-dsK/g*K|5*  g&_+RV=iI4T`e!`uA#Nc?GaZU. ;#r+M A R;4$Rf@Nmi(8BW,?tOr[u%<4( (A)J"rT\ C!(Cb6js}a9hy VBh{gi:rT |2}*=aP\Gl/=H(z -WV&H$8K  E: _;4@[NWjjz$:<5\U0J>"egCdy^.dQ[Wgxl^{jV?{d5)VQ6km`Qp+  = /'pa33d w Tq{jBE%Wfb^$ {Mv,8+aXJ|@E~]9~e`2Qd<8f~A UmD-.8bzEj H;5MxrSV3GBU@x 5Y6 oDS9A:%WZa!9'mnM / p*zX7"wvA&- 6=nL}\?,i<X>mhu&") )2)J! N :e\ +}}s A1u~4 #3Um3 lv'%& -6'bx 6[l [.t,RcRq9du p. [^Yu;  `#Cr OcNES2h ]$cq5 wv,Lz\K&`pOJPNv$9R 6m]Ap}rui% ,;I=@"0; aV pSo[ Je I?; ,15 N|w.>>uW+ _e&M1@' !Y6y ZnZ|a  K|/} k)]+"G14 QqOF)K y7- @B"nKhn toM|, SIC7f;hl\4mzYDkp bYecS$fT{C7B PG7 LTl=9Tw0L'o~E^1Iy& 0 V1%z97-< >< D  !\%wnG_![23~< * (5& '*! %>m<R>?^<F+:?q#+f@ X-ZI,_oB.0 b]AclFjCt> P'ns4_Sk;? $H`c7I#" vG Dv)kXfg: F{bDpLJVZwSF8 ?3_t2 ^Hlb *I:c>7 O9 HP=*i!(Ok^k/xssht n K"wgg$UQ]# ZXPM 0t~Nha\*4/4L, i"6QOOUH}GT{ 3KEyXt5F=q>*fJjse2{L @z| Yu'0. !%Cg:T`fGn`7Yhw% ^ E Sd]&v 1i@8(x$Bq [default is %d] [default is %s] %s specify variant of 960 architecture -b add code to collect statistics about branches taken -link-relax preserve individual alignment directives so linker can do relaxing (b.out format only) -no-relax don't alter compare-and-branch instructions for long displacements specify variant of SPARC architecture -bump warn when assembler switches architectures -sparc ignored --enforce-aligned-data force .long, etc., to be aligned correctly -relax relax jumps and branches (default) -no-relax avoid changing any jumps and branches D30V options: -O Make adjacent short instructions parallel if possible. -n Warn about all NOPs inserted by the assembler. -N Warn about NOPs inserted after word multiplies. -c Warn about symbols whoes names match register names. -C Opposite of -C. -c is the default. Registers will not need any prefix. Registers will require a `$'-prefix. emulate output (default %s) Record the cpu type -V print assembler version number -Qy, -Qn ignored S390 options: -mregnames Allow symbolic names for registers -mwarn-areg-zero Warn about zero base/index registers -mno-regnames Do not allow symbolic names for registers -m31 Set file format to 31 bit format -m64 Set file format to 64 bit format --MD FILE write dependency information in FILE (default none) --defsym SYM=VAL define symbol SYM to given value --execstack require executable stack for this object --fatal-warnings treat warnings as errors --help show this message and exit --itbl INSTTBL extend instruction set to include instructions matching the specifications defined in file INSTTBL --listing-cont-lines set the maximum number of continuation lines used for the output data column of the listing --listing-lhs-width set the width in words of the output data column of the listing --listing-lhs-width2 set the width in words of the continuation lines of the output data column; ignored if smaller than the width of the first line --listing-rhs-width set the max width in characters of the lines from the source file --no-underscore User symbols do not have any prefix. --noexecstack don't require executable stack for this object --pic Enable generation of position-independent code. --statistics print various measured statistics from execution --strip-local-absolute strip local absolute symbols --target-help show target specific options --traditional-format Use same format as native assembler when possible --underscore User symbols are normally prepended with underscore. --version print assembler version number and exit --warn don't suppress warnings -D produce assembler debugging messages -EB assemble code for a big-endian cpu -EL assemble code for a little-endian cpu -I DIR add DIR to search list for .include directives -J don't warn about signed overflow -K warn when differences altered for long displacements -L,--keep-locals keep local symbols (e.g. starting with `L') -M,--mri assemble in MRI compatibility mode -N Warn when branches are expanded to jumps. -Q ignored -Q ignored -V print assembler version number -k ignored -n Do not optimize code alignment -q quieten some warnings -s ignored -R fold data section into text section -V print assembler version number -Qy, -Qn ignored -W --no-warn suppress warnings -Wnp synonym for -no-warn-explicit-parallel-conflicts -Wnuh synonym for -no-warn-unmatched-high -Wp synonym for -warn-explicit-parallel-conflicts -Wuh synonym for -warn-unmatched-high -X ignored -Z generate object file even after errors -c print a warning if a comment is found -f skip whitespace and comment preprocessing -fixed-special-register-names Allow only the original special register names. -globalize-symbols Make all symbols global. -gnu-syntax Turn off mmixal syntax compatibility. -h, -H Don't execute, print this help text. Deprecated. -linker-allocated-gregs If there's no suitable GREG definition for the operands of an instruction, let the linker resolve. -m32r disable support for the m32rx instruction set -m32rx support the extended m32rx instruction set -mall-opcodes accept all AVR opcodes, even if not supported by MCU -mno-skip-bug disable warnings for skipping two-word instructions (default for avr4, avr5) -mno-wrap reject rjmp/rcall instructions with 8K wrap-around (default for avr3, avr5) -mip2022 restrict to IP2022 insns -mip2022ext permit extended IP2022 insn -mrelax Enable relaxation -mv850 The code is targeted at the v850 -mv850any The code is generic, despite any processor specific instructions -mv850e The code is targeted at the v850e -mwarn-signed-overflow Warn if signed immediate values overflow -mwarn-unsigned-overflow Warn if unsigned immediate values overflow -n Do not optimize code alignment -q quieten some warnings -no-expand Do not expand GETA, branches, PUSHJ or JUMP into multiple instructions. -no-merge-gregs Do not merge GREG definitions with nearby values. -no-predefined-syms Do not provide mmixal built-in constants. Implies -fixed-special-register-names. -no-warn-explicit-parallel-conflicts do not warn when parallel -no-warn-unmatched-high do not warn about missing low relocs -nocpp ignored -o OBJFILE name the object-file output OBJFILE (default a.out) -relax Create linker relaxable code. -w ignored -warn-explicit-parallel-conflicts warn when parallel instructions -warn-unmatched-high warn when an (s)high reloc has no matching low reloc -x Do not warn when an operand to GETA, a branch, PUSHJ or JUMP is not known to be within range. The linker will catch any errors. Implies -linker-allocated-gregs. (Requires %s; requested architecture is %s.) *input_line_pointer == '%c' 0x%02x ARM-specific assembler options: FR30 specific command line options: M32R specific command line options: MMIX-specific command line options: V850 options: XSTORMY16 specific command line options: Z8K options: -z8001 generate segmented code -z8002 generate unsegmented code -linkrelax create linker relaxable code !%s does not use a sequence number!samegp reloc against symbol without .prologue: %s"%d" (instance number %d of a %s label)".else" without matching ".if"".elseif" after ".else"".elseif" without matching ".if"".endif" without ".if"# Example of `%s' instructions .sect .text _start: # bars register# conflicts length#4 not valid on H8/300.###% operator needs absolute expression%d error%s, %d warning%s, generating bad object file%d error%s, %d warning%s, no object file generated%d warnings, treating warnings as errors%s -- statement `%s' ignored%s NOP inserted%s `%s' already has an alias `%s'%s register same as write-back base%s relocations do not fit in %d bytes%s relocations do not fit in %d bytes %s shortened to %s%s symbol recursion stopped at second appearance of '%s'%s unsupported%s without %s%s: bad type for weak symbol%s: data size %ld %s: global symbols not supported in common sections%s: no such section%s: output of 1st instruction is the same as an input to 2nd instruction - is this intentional ?%s: output of 2nd instruction is the same as an input to 1st instruction - is this intentional ?%s: total time in assembly: %ld.%06ld %s: unexpected function type: %d%s: unrecognized processor name%s:%u: bad return from bfd_install_relocation: %x'%s' is not repeatable. Resulting behavior is undefined.'%s': only the NOP instruction can be issued in parallel on the m32r')' required':' not followed by 'm' or 's''[' expected after PLD mnemonic'entry_num' must be absolute number in [0,31](PC)+ unpredictable(unknown reason)***Warning - the assembly code generated by the compiler has placed global constant(s) in the text psect. These will not be available to other modules, since this is not the correct way to handle this. You have two options: 1) get a patched compiler that does not put global constants in the text psect, or 2) remove the 'const' keyword from definitions of global variables in your source module(s). Don't say I didn't warn you! *-%s conflicts with the other architecture options, which imply -%s-(PC) unpredictable--base-size-default-16 base reg without size is 16 bits --base-size-default-32 base reg without size is 32 bits (default) --disp-size-default-16 displacement with unknown size is 16 bits --disp-size-default-32 displacement with unknown size is 32 bits (default) --gstabs is not supported for ia64--no-underscore is invalid with a.out format-32 create 32 bit object file -64 create 64 bit object file -32 create o32 ABI object file (default) -n32 create n32 ABI object file -64 create 64 ABI object file -32 is supported for ELF format only-64 is supported for ELF format only-EL generate code for a little endian machine -EB generate code for a big endian machine --little-endian-data generate code for a machine having big endian instructions and little endian data. -G may not be used with SVR4 PIC code-G n Data >= n bytes is in small data area -G not supported in this configuration.-KPIC generate PIC -V print assembler version number -undeclared-regs ignore application global register usage without appropriate .register directive (default) -no-undeclared-regs force error on application global register usage without appropriate .register directive -q ignored -Qy, -Qn ignored -s ignored -R option not supported on this target.-TSO use Total Store Ordering -PSO use Partial Store Ordering -RMO use Relaxed Memory Ordering -call_shared is supported only for ELF format-expand-pt32 invalid together with -no-expand-expand-pt32 only valid with -abi=64-k generate PIC -m68851 | -mno-68851 target has/lacks memory-management unit coprocessor [default yes for 68020 and up] -pic, -k generate position independent code -S turn jbsr into jsr --pcrel never turn PC-relative branches into absolute jumps --register-prefix-optional recognize register names without prefix character --bitwise-or do not treat `|' as a comment character -mCPU equivalent to -march=CPU -mtune=CPU. Deprecated. -no-mCPU don't generate code specific to CPU. For -mCPU and -no-mCPU, CPU must be one of: -mPIC Note large position independent code -mabi is supported for ELF format only-maltivec generate code for AltiVec -me500, -me500x2 generate code for Motorola e500 core complex -mspe generate code for Motorola SPE instructions -mregnames Allow symbolic names for registers -mno-regnames Do not allow symbolic names for registers -mcpu= Specify the CPU version -mdouble Note fp double insns are used -mdword Note stack is aligned to a 8 byte boundary -me Redirect errors to a file -merrors-to-file -mfar-mode | -mf Use extended addressing -mfpr-32 Note 32 fprs are used -mfpr-64 Note 64 fprs are used -mgp32 used with a 64-bit ABI-mgp64 used with a 32-bit ABI-mgp64 used with a 32-bit processor-mgpr-32 Note 32 gprs are used -mgpr-64 Note 64 gprs are used -mips16 generate mips16 instructions -no-mips16 do not generate mips16 instructions -mlibrary-pic Compile library for large position indepedent code -mmedia Note media insns are used -mmuladd Note multiply add/subtract insns are used -mno-dword Note stack is aligned to a 4 byte boundary -mno-pack Do not allow instructions to be packed -mpack Note instructions are packed -mpic Note small position independent code -mppc64, -m620 generate code for PowerPC 620/625/630 -mppc64bridge generate code for PowerPC 64, including bridge insns -mbooke64 generate code for 64-bit PowerPC BookE -mbooke, mbooke32 generate code for 32-bit PowerPC BookE -mpower4 generate code for Power4 architecture -mcom generate code Power/PowerPC common instructions -many generate code for any architecture (PWR/PWRX/PPC) -mrelocatable support for GCC's -mrelocatble option -mrelocatable-lib support for GCC's -mrelocatble-lib option -memb set PPC_EMB bit in ELF flags -mlittle, -mlittle-endian, -l, -le generate code for a little endian machine -mbig, -mbig-endian, -b, -be generate code for a big endian machine -msolaris generate code for Solaris -mno-solaris do not generate code for Solaris -V print assembler version number -Qy, -Qn ignored -msoft-float Note software fp is used -mtomcat-debug Debug tomcat workarounds -mtomcat-stats Print out stats for tomcat workarounds -n32 is supported for ELF format only-no-expand only valid with SHcompact or SHmedia-no-mix is invalid without specifying SHcompact or SHmedia-non_shared is supported only for ELF format-shcompact-const-crange is invalid without SHcompact....COMMon length (%d.) < 0! Ignored..COMMon length (%ld.) <0! Ignored..COMMon length (%lu) out of range ignored.EQU must use a label.EXIT must appear within a procedure.REG expression must be a register.REG must use a label.SCOMMon length (%ld.) <0! Ignored..abort detected. Abandoning ship..begin directive with no matching .end directive.begin directive without a preceding .ent directive.begin directive without a preceding .file directive.begin/.bend in different segments.bend directive names unknown symbol.bend directive without a preceding .ent directive.bend directive without a preceding .file directive.callinfo is not within a procedure definition.cfi_endproc without corresponding .cfi_startproc.cpload not in noreorder section.def pseudo-op used inside of .def/.endef: ignored..def pseudo-op used inside of .def/.endef; ignored.dim pseudo-op used outside of .def/.endef: ignored..dim pseudo-op used outside of .def/.endef; ignored.ef with no preceding .function.end directive has no name.end directive missing or unknown symbol.end directive names different symbol than .ent.end directive names unknown symbol.end directive without a preceding .ent directive.end directive without a preceding .ent directive..end directive without a preceding .file directive.end directive without matching .ent.end not in text section.end symbol does not match .ent symbol..end%s without preceding .%s.endef pseudo-op used before .def; ignored.endef pseudo-op used outside of .def/.endef: ignored..endfunc missing for previous .func.endfunc missing for previous .proc.ent directive has no name.ent directive has no symbol.ent directive without matching .end.ent or .aent not in text section..err encountered.es without preceding .bs.fail %ld encountered.field count '%d' out of range (1 <= X <= 32).fill size clamped to %d.fmask outside of .ent.frame outside of .ent.ifeqs syntax error.incbin count zero, ignoring `%s'.linkonce is not supported for this object file format.literal_position inside literal directive; ignoring.ln pseudo-op inside .def/.endef: ignored..loc before .file.loc outside of .text.loc pseudo-op inside .def/.endef: ignored..mask outside of .ent.mask/.fmask outside of .ent.name directive has no symbol.name directive not in link (.link) section.option pic%d not supported.pdesc directive has no entry symbol.pdesc directive not in link (.link) section.pdesc has no matching .ent.popsection without corresponding .pushsection; ignored.previous without corresponding .section; ignored.prologue directive without a preceding .ent directive.sblock may be used for initialized sections only.scl pseudo-op used outside of .def/.endef ignored..scl pseudo-op used outside of .def/.endef; ignored.set pop with no .set push.size expression too complicated to fix up.size pseudo-op used outside of .def/.endef ignored..size pseudo-op used outside of .def/.endef; ignored.space or .fill with negative value, ignored.space repeat count is negative, ignored.space repeat count is zero, ignored.space specifies non-absolute value.space/.bes repeat count is negative, ignored.space/.bes repeat count is zero, ignored.stab%c is not supported.stab%c: description field '%x' too big, try a different debug format.stab%c: ignoring non-zero other field.stab%c: missing comma.syntax %s requires command-line option `--no-underscore'.syntax %s requires command-line option `--underscore'.tag pseudo-op used outside of .def/.endef ignored..tag pseudo-op used outside of .def/.endef; ignored.tag requires a structure tag.tag target '%s' undefined.tc not in .toc section.tc with no label.type pseudo-op used outside of .def/.endef ignored..type pseudo-op used outside of .def/.endef; ignored.usepv directive has no name.usepv directive has no type.uses does not refer to a local symbol in the same section.uses pseudo-op seen when not relaxing.uses target does not refer to a local symbol in the same section.val expression is too copmlex.val pseudo-op used outside of .def/.endef ignored..val pseudo-op used outside of .def/.endef; ignored.var may only be used within a macro definition.word %s-%s+%s didn't fit0x%lx: "%s" type = %ld, class = %d, segment = %d 16-bit jump out of range32-bit conditional branch generated32bit mode not supported on this CPU.5-bit field must be absolute5-bit immediate too large62-bit relocation not yet implemented64bit mode not supported on this CPU.68000 or higher68010 or higher68020 or higher68040 and 68851 specified; mmu instructions may assemble incorrectly: PC-relative operand can't be a constant: TLS operand can't be a constant: There are only 32 f registers; [0-31]: There are only 64 f registers; [0-63]: asr number must be between 0 and 31: asr number must be between 16 and 31: expecting %asrN: invalid ASI expression: invalid ASI name: invalid ASI number: invalid cpreg name: invalid membar mask expression: invalid membar mask name: invalid membar mask number: invalid prefetch function expression: invalid prefetch function name: invalid prefetch function number: invalid siam mode expression: invalid siam mode number: rd on write only ancillary state register: unrecognizable privileged register: unrecognizable v9a ancillary state register: unrecognizable v9a or v9b ancillary state register:24 not valid for this opcode:b not permitted; defaulting to :w assemble for architecture assemble for CPU assemble for FPU architecture ,X