208 |
|
|
209 |
/* Interrupt vectors */ |
/* Interrupt vectors */ |
210 |
|
|
211 |
#define SIG_INTERRUPT0 _VECTOR(1) |
/* External Interrupt Request 0 */ |
212 |
#define SIG_INTERRUPT1 _VECTOR(2) |
#define INT0_vect _VECTOR(1) |
213 |
#define SIG_INPUT_CAPTURE1 _VECTOR(3) |
#define SIG_INTERRUPT0 _VECTOR(1) |
214 |
#define SIG_OUTPUT_COMPARE1A _VECTOR(4) |
|
215 |
#define SIG_OUTPUT_COMPARE1B _VECTOR(5) |
/* External Interrupt Request 1 */ |
216 |
#define SIG_OVERFLOW1 _VECTOR(6) |
#define INT1_vect _VECTOR(2) |
217 |
#define SIG_OVERFLOW0 _VECTOR(7) |
#define SIG_INTERRUPT1 _VECTOR(2) |
218 |
#define SIG_SPI _VECTOR(8) |
|
219 |
#define SIG_UART_RECV _VECTOR(9) |
/* Timer/Counter1 Capture Event */ |
220 |
#define SIG_UART_DATA _VECTOR(10) |
#define TIMER1_CAPT_vect _VECTOR(3) |
221 |
#define SIG_UART_TRANS _VECTOR(11) |
#define SIG_INPUT_CAPTURE1 _VECTOR(3) |
222 |
#define SIG_COMPARATOR _VECTOR(12) |
|
223 |
#define SIG_INTERRUPT2 _VECTOR(13) |
/* Timer/Counter1 Compare Match A */ |
224 |
#define SIG_OUTPUT_COMPARE0 _VECTOR(14) |
#define TIMER1_COMPA_vect _VECTOR(4) |
225 |
#define SIG_EEPROM_READY _VECTOR(15) |
#define SIG_OUTPUT_COMPARE1A _VECTOR(4) |
226 |
#define SIG_SPM_READY _VECTOR(16) |
|
227 |
|
/* Timer/Counter1 Compare MatchB */ |
228 |
|
#define TIMER1_COMPB_vect _VECTOR(5) |
229 |
|
#define SIG_OUTPUT_COMPARE1B _VECTOR(5) |
230 |
|
|
231 |
|
/* Timer/Counter1 Overflow */ |
232 |
|
#define TIMER1_OVF_vect _VECTOR(6) |
233 |
|
#define SIG_OVERFLOW1 _VECTOR(6) |
234 |
|
|
235 |
|
/* Timer/Counter0 Overflow */ |
236 |
|
#define TIMER0_OVF_vect _VECTOR(7) |
237 |
|
#define SIG_OVERFLOW0 _VECTOR(7) |
238 |
|
|
239 |
|
/* Serial Transfer Complete */ |
240 |
|
#define SPISTC_vect _VECTOR(8) |
241 |
|
#define SIG_SPI _VECTOR(8) |
242 |
|
|
243 |
|
/* UART, Rx Complete */ |
244 |
|
#define UARTRX_vect _VECTOR(9) |
245 |
|
#define SIG_UART_RECV _VECTOR(9) |
246 |
|
|
247 |
|
/* UART Data Register Empty */ |
248 |
|
#define UARTUDRE_vect _VECTOR(10) |
249 |
|
#define SIG_UART_DATA _VECTOR(10) |
250 |
|
|
251 |
|
/* UART, Tx Complete */ |
252 |
|
#define UART_TX_vect _VECTOR(11) |
253 |
|
#define SIG_UART_TRANS _VECTOR(11) |
254 |
|
|
255 |
|
/* Analog Comparator */ |
256 |
|
#define ANA_COMP_vect _VECTOR(12) |
257 |
|
#define SIG_COMPARATOR _VECTOR(12) |
258 |
|
|
259 |
|
/* External Interrupt Request 2 */ |
260 |
|
#define INT2_vect _VECTOR(13) |
261 |
|
#define SIG_INTERRUPT2 _VECTOR(13) |
262 |
|
|
263 |
|
/* Timer 0 Compare Match */ |
264 |
|
#define TIMER0_COMP_vect _VECTOR(14) |
265 |
|
#define SIG_OUTPUT_COMPARE0 _VECTOR(14) |
266 |
|
|
267 |
|
/* EEPROM Ready */ |
268 |
|
#define EE_RDY_vect _VECTOR(15) |
269 |
|
#define SIG_EEPROM_READY _VECTOR(15) |
270 |
|
|
271 |
|
/* Store Program Memory Ready */ |
272 |
|
#define SPM_RDY_vect _VECTOR(16) |
273 |
|
#define SIG_SPM_READY _VECTOR(16) |
274 |
|
|
275 |
|
|
276 |
#define _VECTORS_SIZE 34 |
#define _VECTORS_SIZE 34 |
277 |
|
|